INTRODUCTION
Timing is crucial for almost all electronic applications. Data computation and communication generally require a reference signal or source to enable system synchronization and signal modulation. The key part of a reference source is an oscillator circuit that produces a stable output signal with a well-defined frequency spectrum without the need for an input signal. An oscillator can be treated as a positive-feedback amplifier that keeps amplifying noises in the circuit or the power supply until nonlinearities occur and a stable oscillation builds up. The high precision and purity of the signal frequency is usually achieved by placing a high-Q resonator in the passive feedback network. For example, quartz crystal, Surface Acoustic Wave (SAW), and Film Bulk Acoustic Resonators (FBAR) have been widely used.
Although few electronic components have stood the test of time better than quartz crystal resonators and oscillators, MicroElectroMechanical Systems (MEMS) technology has emerged as a very promising and competitive alternative due to its small form-factor, high operating frequency up to GHz, and especially the possibility to be fully integrated with Integrated Circuits (IC) to form a single-chip multi-band reconfigurable Radio Frequency (RF) solution for nextgeneration wireless communications. Large scale MEMS-IC co-integration will not only lead to reduction in fabrication cost, routing parasitics and power consumption, but also open the possibility for completely new RF architectures and even electromechanical-based computing.
For reference oscillator applications, significant work has been done to develop MEMS resonator technologies based on electrostatic [1] and piezoelectric [2] transduction mechanisms that are capable of providing multiple frequencies of operation on a single chip. Among them, the aluminum nitride (AlN) contour-mode RF MEMS technology [3] stands out as the only technology that can reliably span a wide frequency range from 10 MHz up to several GHz, and simultaneously offer high Q in air (1,000 -4,000) and low motional resistance (25 -1000 Ω), which makes the devices easily interfaced to conventional electronics without the need for special circuit design or complicated matching networks. It has also been demonstrated that piezoelectric RF MEMS switches [4] can be monolithically integrated with AlN contour-mode resonators on the same silicon substrate. By using a seven-mask post-CMOS compatible micro-fabrication process, switches can be co-fabricated with AlN resonators and used to turn on and off different frequency resonators on the same silicon die. In this work, we will continue to show the advantages of this new technology by presenting the first ever demonstration of multifrequency (176, 222, 307, and 482 MHz) oscillators based on piezoelectric AlN contour-mode resonators. All the oscillators show Phase Noise (PN) values between -88 and -68 dBc/Hz at 1 kHz offset and PN floor values as low as -160 dBc/Hz at 1 MHz offset. The same Pierce circuit design is employed to sustain oscillations at the 4 different frequencies. As shown in Fig. 1 , the resonator is wirebonded to the IC chip. In all cases the oscillator core consumes a low power of 10 mW in the AMIS 0.5 μm 5 V CMOS process. 
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II. PIEZOELECTRIC ALN CONTOUR-MODE RESONATOR
The operating principle of piezoelectric AlN contour-mode resonators has been introduced in previous papers [2, 5] . The one-port higher-order resonator that we used in our oscillator design consists of a 2 μm AlN film sandwiched between two Platinum (Pt) film layers. The bottom and top Pt electrodes are patterned and connected to the electrical signal or ground lines in an alternating way (Fig. 2) such that a higher order contourmode vibration is selectively excited in the piezoelectric AlN rectangular plate [5] . The resonant frequency is primarily set by the finger (sub-resonator) width, W (Fig. 2) , which can be accurately designed at the CAD level and set by the photolithography process. As a one-port electromechanical device, the electrical behavior can be represented by an equivalent circuit called the Modified Butterworth-Van Dyke (MBVD) model [6] . The finite-Q mechanical resonance is described by the motional branch C M , L M , and R M ; the electrical capacitance and loss existing in the piezoelectric transducer and substrate parasitics are all lumped into C 0 and R 0 ; finally, R S is used to account for the resistance of the routing pads and electrodes. The measured admittance plot (magnitude and phase), the MBVD model fitting curve, and the corresponding equivalent circuit parameters of a piezoelectric AlN contour-mode resonator operating at 222 MHz are given in Fig. 3 . The listed f s , Q s , f p , and Q p indicate the extracted resonant frequencies and quality factors at series and parallel resonances, respectively. k t 2 is the extracted effective electromechanical coupling coefficient [2] . As we can see, the device admittance is mainly capacitive and dominated by C 0 , but for frequencies between f s and f p the resonator behaves like an inductor. Since all available amplifiers are capacitive, the resonator has to operate in the inductive region for oscillation to happen according to the Barkhausen criterion [7] . To serve as an effective inductor in the oscillator circuit, the resonator should be designed so that the phase of its admittance (Fig. 3) is as close to -90º as possible in the inductive region. On the other hand, for better purity of the oscillating frequency, we should design the sustaining circuit so that the oscillator operates as close as possible to the series resonant frequency f s , because this is the frequency primarily set by the intrinsic electromechanical behavior of the piezoelectric structure and also least dependent on parasitic capacitances coming from the silicon substrate, bonding pads or packaging. With geometry and equivalent circuit parameters known, the resonator can be further characterized by a physical model, as expressed by the following equations [5] :
where ε 0 is the permittivity of free space, ε 33 is the dielectric constant of AlN along the c-axis; L, W and T refer to the length, width and thickness of the sub-resonator respectively; n is the number of sub-resonators (fingers); E eq and ρ eq are the equivalent in-plane modulus of elasticity and mass density of AlN and the stacked electrodes; d 31 is the (3, 1) entry in the AlN's d-form piezoelectric coefficient matrix; ω s is the series resonant frequency and Q su is the unloaded quality factor at series resonance. The final fitting parameters for the 222 MHz resonator are listed in Table I . 
III. PIERCE CIRCUIT DESIGN
The simplest amplifier in CMOS technology is a single NMOS transistor. If we connect a resonator between the Drain and Gate of the transistor, a feed-back path is created from the output (Drain) to the input (Gate) of the amplifier, which forms a basic three-point oscillator [7] . Depending on which node is grounded, three variations of the circuit can be constructed, called 'Pierce', 'Colpitts' and 'Santos' oscillator circuits. The Pierce circuit is the one with grounded Source configuration (Fig. 4) and it is also the most used topology for quartz crystal oscillators due to its excellent performance in stability and reliability [8, 9] . Since piezoelectric AlN contourmode resonators can be considered as MEMS counterparts of quartz crystal Bulk Acoustic Wave (BAW) resonators, the Pierce circuit certainly becomes a very good candidate for the demonstration of our multi-frequency oscillators based on the AlN contour-mode RF MEMS technology. The Vittoz method [8] has been commonly used for the small-signal analysis of three-point oscillators with crystal resonators. However, since electrode and substrate parasitics (e.g., R S and R 0 in Fig. 2 ) play a significant role in device performances at the microscale [10] , the Vittoz method should be modified accordingly for the design of oscillators based on MEMS resonators. As shown in Fig. 4 (a) , the active branch of the Pierce oscillator can be considered equivalent to a negative resistance R N in series with a load capacitance C L , the values of which are given as follows:
where ω (=2πf ) is the operating frequency, g m is the smallsignal transconductance of the NMOS transistor, C 1 and C 2 are respectively the Gate-Source and Drain-Source capacitances. If we separate the motional (mechanical) part of the MBVD model from the other part of the equivalent circuit as in Fig. 4 (b), and with some mathematical manipulation, the Pierce circuit operating near the oscillation frequency f o can be finally simplified to a four-component network that consists of an effective inductance L E , an effective load capacitance C EL , an effective negative resistance R EN , and the motional resistance, R M , of the resonator, as shown in Fig. 4 (c) . The effective values can be derived as:
where p is defined to be the frequency pulling factor which indicates the relative amount of frequency pulling above the series resonant frequency ω s (=2πf s ) of the resonator [7] , Z ET is the total impedance of the electrical part in Fig. 4 (b) , '||' means parallel electrical connection, and 'real' and 'imag' denote real and imaginary parts of a complex number, respectively. By equating R EN with -R M and solving Equation (3), the critical transconductance g mc and operating frequency ω c for starting oscillations can be estimated.
Using the analytical models for the resonator and circuit, we performed power optimization for the design of a single Pierce circuit that works for all resonators at different frequencies. First of all, it has been shown by Vittoz [8] that g mc reaches a minimum when C 1 is equal to C 2 . Further, Sansen [7] indicates that a large absolute value of C 1 (= C 2 ) will require a large bias current and consequently large static power to sustain the oscillation. Therefore, to minimize static power consumption of the Pierce oscillators, no external capacitors were added for C 1 or C 2 in our design based on piezoelectric AlN contour-mode MEMS resonators, and the parasitic capacitances from the transistors, interconnects and bonding pads were instead utilized. As a worst case estimation, we assumed C 1 = C 2 = 1 pF in our analysis.
In Fig. 5 -7 , the critical transconductance g mc is plotted as a function of Q s , k t 2 , nL, T, f, and R 0 , while all other parameters are kept fixed. From Fig. 4 (c) , we can see that the primary power loss in the oscillator is due to the motional resistance R M of the resonator. R M is inversely proportional to Q s ·k t 2 , which is defined to be the Figure of Merit (FoM) of a resonator. For the piezoelectric AlN contour-mode MEMS technology, the maximum achievable k t 2 is limited to ~3% theoretically. Therefore, in order to reduce g mc , and thus the biasing current and static power consumption, we can act on the resonator Q and try to make it as high as possible (Fig. 5) . At the same time, a high Q is also very critical in obtaining good phase noise performance of the final oscillator. In our case, the demonstrated Q s are limited between 1,000 and 3,000 in air. They are sufficient to demonstrate good performance oscillators and guarantee low power consumption, but further improvements in device Q can clearly enhance the overall (c)
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oscillator performances in terms of power consumption and phase noise.
With a fixed transduction mechanism, we can then act on the device geometry in order to minimize g mc . Since the resonator width, W (Fig. 2) , is used to define the resonant frequency in the piezoelectric AlN contour-mode technology, only the length L and thickness T are available to minimize g mc . Higher-order resonators can be considered as multiple sub-resonators electrically connected in parallel. Therefore we should use the effective length, nL, (which is the number of fingers multiplied by the actual length of each sub-resonator). In this way, we can effectively control the layout geometry by acting on both L and n. As shown in Fig. 6 , the value of g mc increases with a decrease in nL. From Equation (1) we know that R M is inversely proportional to nL, and this explains why a larger g mc is required to start oscillation. On the other hand, if nL is too large, then the impedance of C 0 is low and R 0 becomes a significant part of power loss in the circuit. Therefore, g mc needs to increase with large values of nL, (assuming R 0 stays constant) to compensate for losses in the parasitics. Thus, the effective resonator length, nL, can be optimized for minimum power consumption. The resonator thickness, T, has little effect within this optimal region and therefore any thickness could be employed. To ensure good material quality of the sputter-deposited AlN and low device impedance (1/jωC 0 ), we chose T = 2 μm, L = 200 μm, and n = 3, for the 222 MHz resonator.
Finally, in order to demonstrate a single circuit (amplifier) design that works for multi-frequency resonators, we studied g mc as a function of operation frequency f and parasitic resistance R 0 (Fig. 7) . As Equation (2) implies, given a certain R N , g mc rapidly increases with frequency. At high frequencies, the effect of R 0 becomes more pronounced as was already illustrated in Fig. 6 (the impedance associated with C 0 lowers with increasing frequency). By comparing Fig. 5 -7 , we found that the dominating parameter that set the single Pierce circuit design for multi-frequency oscillators was the operation frequency. In this work, we decided to demonstrate oscillators up to 500 MHz. In this case, the minimum g mc required to initiate oscillation was ~2 mS (as shown in Fig. 7) . As a rule of thumb, a transconductance g m larger than two times the minimum g mc is usually needed to ensure oscillations in the circuit. Therefore a g m of 7.6 mS was chosen for the final design.
Besides, to interface the oscillator circuit with the 50 Ω measurement system, a carefully designed on-chip buffer is added, such that minimum capacitive loading is seen by the oscillator core. We chose a topology that has a PMOS source follower cascaded by a NMOS source follower, which allows a wide range of DC input voltages without the need for an AC coupling capacitor.
IV. EXPERIMENTAL RESULTS
The Pierce oscillator circuit design was implemented in the AMIS 0.5 μm 5 V CMOS process, while the piezoelectric AlN contour-mode resonators were fabricated using a five-mask process as previously described in [4] . The IC chip is currently connected to the MEMS resonator chip by conventional wirebonding (as shown in Fig. 1) . Nonetheless, post-CMOS MEMS-IC integration can be envisioned, since these devices are fabricated at very low temperature. Both chips were mounted on a PCB board and the oscillator output voltage was monitored via an Agilent ® E5052B Signal Source Analyzer (for phase noise measurement) and an Agilent ® MSO6104A Oscilloscope (for time domain measurements). The phase noise measurement results are summarized in Table II . As we In Fig. 8 , the measured PN of the 222 MHz oscillator is plotted as a function of the offset frequency, ∆f, from the carrier. The curve follows a ~1/∆f 3 trend for offsets within the 10 1 to 10 5 Hz range and has a PN floor of -160 dBc/Hz beyond 10 6 Hz. Generally, oscillator phase noise can be modeled by the following equation [11, 12] :
where S oϕ (Δf ) is the closed-loop phase noise of the oscillator; Fig. 8 for comparison. As we can see, the circuit PN is higher and matches well with that of the oscillator. Basically the close-to-carrier PN is dominated by the circuit 1/f noise, while the far-from-carrier PN floor is determined by the circuit noise figure. Therefore, we conclude that, in this particular design, the CMOS circuit itself, and not the piezoelectric AlN contour-mode resonator, limits the phase noise level of the oscillator. Better PN performances can then be attained if a noise optimization for the circuit is conducted or a lower noise technology is adopted.
V. DISCUSSION
Although in its early stage, oscillator development based on MEMS resonators has received a lot of attention in both academia and industry. Electrostatic transduction mechanism has been most widely used, and representative works can be found in the literature [13 -15] . Two start-up companies, SiTime ® and Discera ® , are also geared to provide MEMS oscillators for the replacement of quartz crystals. However, all the demonstrated operating frequencies have been below 125 MHz. Furthermore, electrostatic MEMS resonators are intrinsically associated with high DC polarization voltages, large motional resistance, and vacuum packaging, which constitute a considerable drawback and especially impede the realization of high frequency reference elements. On the other hand, piezoelectric-on-substrate resonator based oscillators have also been demonstrated in [16 -18] . In this case, the two-port configuration complicates the circuit design. The transducer capacitance is present at the input and output ports of the resonator and constitutes a fundamental problem in achieving high close-loop gain at low power consumption for operation frequencies reaching the GHz range.
Another competing technology operating in the frequency range from 100 MHz to 1 GHz is the SAW-based oscillator. Compared with SAW oscillators, the work demonstrated here provides a 20X reduction in resonator size thanks to piezoelectric AlN contour-mode MEMS technology. Further, the same Pierce CMOS circuit design works for all the multifrequency oscillators so that a truly single-chip reconfigurable reference solution [5] can be implemented by fabricating AlN RF MEMS resonators and switches [4] on top of the CMOS chip. It can be easily envisioned that chip area, parasitic and power consumption will be reduced to a large extent by this fully integrated solution. Such a solution is very well suited for next-generation reconfigurable and multi-band wireless [19, 20] applications. Indeed, further developments both at the circuit design and resonator levels need to be made to match the phase noise performance of state-of-the-art SAW oscillators [21] .
VI. CONCLUSION
For the first time, multi-frequency (176, 222, 307, and 482 MHz) Pierce oscillators have been designed, fabricated and tested based on piezoelectric AlN contour-mode MEMS resonators. All oscillators show phase noise (PN) values between -88 and -68 dBc/Hz at 1 kHz offset and PN floor values as low as -160 dBc/Hz at 1 MHz offset. The same Pierce circuit design is employed to sustain oscillations at the 4 different frequencies, while the oscillator core consumes a low power of 10 mW in the AMIS 0.5 μm 5 V CMOS process. This new piezoelectric AlN contour-mode technology also enables monolithic integration of AlN RF MEMS switch arrays on the same Si substrate. This makes possible a singlechip multi-frequency reconfigurable solution that can be employed in next-generation wireless communications and sensing applications. In future work, we would like to expand this technology to GHz frequency, so that direct frequency synthesis can be achieved for several wireless communication bands.
